

**RECEIVED
CENTRAL FAX CENTER****FEB 19 2008**

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

Amendments to the Claims:

The listing of claims will replace all prior versions and listings of claims in the application:

5 **Listing of Claims:**

1. (currently amended) An electronic system comprising:
a host;
a controller electrically coupled to the host through a single port of a predetermined
interconnection means, the predetermined interconnection means being
10 designed for providing the host access to a maximum of N devices; and
M peripheral devices electrically coupled to the controller;
wherein M is greater than N and the controller allows the host to access all the
peripheral devices using the single port, and
the host modifies predetermined existing fields in packets or registers in an existing
15 task file that are sent to the controller through the single port to specify a target
peripheral device.
2. (original) The electronic system of claim 1, wherein the predetermined
interconnection means is an Integrated Drive Electronics (IDE) bus or a Serial AT
20 Attachment (SATA) interface.
3. (previously presented) The electronic system of claim 1, wherein the existing task
file is an IDE task file.
- 25 4. (previously presented) The electronic system of claim 1, wherein the predetermined
fields are control codes or reserved vendor-specific bits in ATA Packet Interface
(ATAPI) packets that are sent to the controller through the single port to specify the
target peripheral device.
- 30 5. (original) The electronic system of claim 1, wherein the M peripheral devices

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

electrically coupled to the controller at least comprise an optical storage device and a non-volatile storage device.

- 5 6. (previously presented) The electronic system of claim 5, wherein the non-volatile storage device is a flash card access device or a hard-disk drive.
7. (original) The electronic system of claim 1, wherein the host schedules packets sent to the M peripheral devices according to a priority ranking.
- 10 8. (original) The electronic system of claim 7, wherein the priority ranking is a dynamic ranking that varies according to operations or speed settings of the peripheral devices.
- 15 9. (original) The electronic system of claim 1, wherein the M peripheral devices include a first peripheral device and a second peripheral device, and the controller directly transfers data stored on the first peripheral device to the second peripheral device without buffering the data in the host.
- 20 10. (previously presented) The electronic system of claim 1, wherein the host determines which peripheral devices are coupled to the controller and builds a set of virtual drives in an operating system (OS) of the host corresponding to the peripheral devices coupled to the controller.
- 25 11. (currently amended) An electronic system comprising:
a host;
a controller electrically coupled to the host through a single port of a predetermined interconnection means, the predetermined interconnection means being designed for providing the host access to a maximum of N devices; and
M peripheral devices electrically coupled to the controller, the peripheral devices
30 including a first peripheral device and a second peripheral device;

Appl. No. 10/708,464

Reply to Office action of February 01, 2008

- wherein M is greater than N,
the controller allows the host to access the M peripheral devices concurrently using
the single port,
the host modifies predetermined existing fields in packets or registers in an existing
task file that are sent to the controller through the single port to specify a target
peripheral device, and
the controller directly transfers data stored on the first peripheral to the second
peripheral device without buffering the data in the host.
- 10 12. (original) The electronic system of claim 11, wherein the predetermined
interconnection means is an Integrated Drive Electronics (IDE) bus or a Serial AT
Attachment (SATA) interface.
- 15 13. (previously presented) The electronic system of claim 11, wherein the existing task
file is an IDE task file.
- 20 14. (previously presented) The electronic system of claim 11, wherein the predetermined
fields are control codes or reserved vendor-specific bits in ATA Packet Interface
(ATAPI) packets that are sent to the controller through the single port to specify the
target peripheral device.
- 25 15. (original) The electronic system of claim 11, wherein the M peripheral devices
electrically coupled to the controller at least comprise an optical storage device and a
non-volatile storage device.
- 30 16. (original) The electronic system of claim 15, wherein the non-volatile storage device
is a flash card access device or a hard-disk drive.
17. (original) The electronic system of claim 11, wherein the host schedules packets sent
to the M peripheral devices according to a priority ranking.

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

18. (original) The electronic system of claim 17, wherein the priority ranking is a dynamic ranking that varies according to operations or speed settings of the peripheral devices.
- 5
19. (original) The electronic system of claim 11, wherein the host determines which peripheral devices are coupled to the controller and builds a set of virtual drives in an operating system (OS) of the host corresponding the peripheral devices coupled to the controller.
- 10
20. (currently amended) A method for accessing a plurality of peripheral devices from a host, the method comprising:
coupling a controller to the host though a single port of a predetermined interconnection means, the predetermined interconnection means being
15 designed for providing the host access to a maximum of N devices;
coupling M peripheral devices to the controller, wherein M is greater than N;
modifying predetermined existing fields in packets or registers in an existing task file that are sent to the controller through the single port to specify a target peripheral device; and
20 accessing all the peripheral devices using the single port.
21. (original) The method of claim 20, wherein the predetermined interconnection means is an Integrated Drive Electronics (IDE) bus or a Serial AT Attachment (SATA) interface.
- 25
22. (previously presented) The method of claim 20, wherein the existing task file is an existing IDE task file, the method further comprising determining a target peripheral device according to the predetermined existing fields or the registers.
- 30
23. (previously presented) The method of claim 20, wherein the predetermined fields are

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

control codes or reserved vendor-specific bits in ATA Packet Interface (ATAPI) packets that are sent to the controller through the single port to specify the target peripheral device.

- 5 24. (original) The method of claim 20, wherein the M peripheral devices coupled to the controller at least comprise an optical storage device and a non-volatile storage device.
- 10 25. (previously presented) The method of claim 24, wherein the non-volatile storage device is a flash card access device or a hard-disk drive.
26. (original) The method of claim 20, further comprising scheduling packets sent to the M peripheral devices according to a priority ranking.
- 15 27. (original) The method of claim 26, further comprising dynamically varying the priority ranking according to operations or speed settings of the peripheral devices.
28. (original) The method of claim 20, wherein the M peripheral devices include a first peripheral device and a second peripheral device, the method further comprising:
- 20 directly transferring data stored on the first peripheral device to the second peripheral device without buffering the data in the host.
29. (original) The method of claim 20, further comprising:
- 25 determining which peripheral devices are coupled the controller; and
building a set of virtual drives in an operating system (OS) of the host
corresponding the peripheral devices coupled to the controller.
30. (currently amended) A method for accessing a plurality of peripheral devices from a host, the method comprising:
- 30 coupling a controller to the host though a single port of a predetermined

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

- interconnection means, the predetermined interconnection means being
designed for providing the host access to a maximum of N devices;
coupling M peripheral devices to the controller, wherein M is greater than N and the
M peripheral devices include a first peripheral device and a second peripheral
5 device;
modifying predetermined existing fields in packets or registers in an existing task
file that are sent to the controller through the single port to specify a target
peripheral device;
accessing the M peripheral devices concurrently using the single port; and
10 directly transferring data stored on the first peripheral device to the second
peripheral device without buffering the data in the host.
31. (original) The method of claim 30, wherein the predetermined interconnection
means is an Integrated Drive Electronics (IDE) bus or a Serial AT Attachment (SATA)
15 interface.
32. (previously presented) The method of claim 30, wherein the existing task file is an
existing IDE task file, the method further comprising determining the target
peripheral device according to the predetermined existing fields or the registers.
20
33. (previously presented) The method of claim 30, wherein the predetermined fields are
control codes or reserved vendor-specific bits in ATA Packet Interface (ATAPI)
packets that are sent to the controller through the single port to specify the target
peripheral device.
25
34. (original) The method of claim 30, wherein the M peripheral devices coupled to the
controller at least comprise an optical storage device and a non-volatile storage
device.
- 30 35. (original) The method of claim 34, wherein the non-volatile storage device is a flash

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

card access device or a hard-disk drive.

36. (original) The method of claim 25, further comprising scheduling packets sent to the
M peripheral devices according to a priority ranking.
- 5
37. (original) The method of claim 36, further comprising dynamically varying the
priority ranking according to operations or speed settings of the peripheral devices.
38. (original) The method of claim 30, further comprising:
- 10 determining which peripheral devices are coupled the controller; and
building a set of virtual drives in an operating system (OS) of the host
corresponding the peripheral devices coupled to the controller.
39. (currently amended) An electronic system comprising:
- 15 a host;
a controller electrically coupled to the host to communicate data through a single
port of a predetermined interconnection means, the predetermined
interconnection means being designed for providing the host access to a
maximum of N devices;
- 20 M peripheral devices electrically coupled to the controller, wherein M is greater
than N and the controller allows the host to access all the M peripheral devices
concurrently using the single port and the host modifies predetermined
existing fields in packets or registers in an existing task file that are sent to the
controller through the single port to specify a target peripheral device; and
- 25 a memory for storing the data, wherein the memory is shared by the extra (M-N)
devices.
40. (previously presented) The electronic system of claim 39, wherein the predetermined
interconnection means is an Integrated Drive Electronics (IDE) bus or a Serial AT
30 Attachment (SATA) interface.

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

41. (previously presented) The electronic system of claim 39, wherein the existing task file is an existing IDE task file.
- 5 42. (previously presented) The electronic system of claim 39, wherein the predetermined fields are control codes or reserved vendor-specific bits in ATA Packet Interface (ATAPI) packets that are sent to the controller through the single port to specify the target peripheral device.
- 10 43. (previously presented) The electronic system of claim 39, wherein the M peripheral devices electrically coupled to the controller at least comprise an optical storage device and a non-volatile storage device.
- 15 44. (previously presented) The electronic system of claim 43, wherein the non-volatile storage device is a flash card access device or a hard-disk drive.
45. (previously presented) The electronic system of claim 39, wherein the host schedules packets sent to the M peripheral devices according to a priority ranking.
- 20 46. (previously presented) The electronic system of claim 45, wherein the priority ranking is a dynamic ranking that varies according to operations or speed settings of the peripheral devices.
- 25 47. (previously presented) The electronic system of claim 39, wherein the M peripheral devices include a first peripheral device and a second peripheral device, and the controller directly transfers data stored on the first peripheral device to the second peripheral device without buffering the data in the host.
- 30 48. (previously presented) The electronic system of claim 39, wherein the host determines which peripheral devices are coupled to the controller and builds a set of

Appl. No. 10/708,464
Reply to Office action of February 01, 2008

virtual drives in an operating system (OS) of the host corresponding the peripheral devices coupled to the controller.

49. (new) A method for accessing a plurality of serial interface peripheral devices from a host, the method comprising:
- 5 coupling a controller to the host through a single port of a predetermined interconnection means, the predetermined interconnection means being designed for providing the host access to a maximum of N devices;
- 10 coupling M serial interface peripheral devices to the controller, wherein M is greater than N; and
- accessing all the M serial interface peripheral devices concurrently using the single port.
50. (new) The method of claim 49, further comprising:
- 15 modifying predetermined existing fields in packets or registers in an existing task file that are sent to the controller through the single port to specify a target peripheral device;
51. (new) The method of claim 49, further comprising:
- 20 directly transferring data stored on a first of the M serial interface peripheral devices to a second of the M serial interface peripheral devices via the controller without buffering the data in the host.